was by Samit Basu and 3 contributors
#72 in #fpga
Used in 3 crates
5KB 99 lines
Yosys synthesis support for RustHDL crate
~6MB ~113K SLoC