was by Samit Basu and 3 contributors
#79 in #verilog
10KB 147 lines
Xylinx Vivado support for the RustHDL crate
~6MB ~114K SLoC