was by Samit Basu and 3 contributors
#77 in #verilog
10KB 147 lines
Xylinx Vivado support for the RustHDL crate
~5.5MB ~111K SLoC