0.1.0 Oct 22, 2021

#78 in #verilog

MIT and AGPL-3.0-only

10KB
171 lines


Xylinx ISE support for the RustHDL crate

Dependencies

~6MB
~115K SLoC