was by Samit Basu and 3 contributors
#78 in #verilog
10KB 171 lines
Xylinx ISE support for the RustHDL crate
~6MB ~115K SLoC