was by Samit Basu and 3 contributors
#75 in #verilog
10KB 171 lines
Xylinx ISE support for the RustHDL crate
~5.5MB ~111K SLoC