was by Samit Basu and 3 contributors
#95 in #fpga
10KB 171 lines
Xylinx ISE support for the RustHDL crate
~6MB ~114K SLoC