was by basusamit and 3 contributors. Owned by Samit Basu.
#76 in #verilog
4KB 56 lines
Icestorm Synthesis support for the RustHDL crate
~5.5MB ~111K SLoC