was by Samit Basu and 3 contributors
#78 in #verilog
4KB 56 lines
Icestorm Synthesis support for the RustHDL crate
~5.5MB ~111K SLoC