was by Samit Basu and 3 contributors
#81 in #verilog
4KB 56 lines
Icestorm Synthesis support for the RustHDL crate
~6MB ~115K SLoC