22 releases (breaking)
|0.16.0||Nov 9, 2021|
|0.15.0||Jan 9, 2021|
|0.14.3||Nov 10, 2020|
|0.13.0||Apr 13, 2020|
|0.1.0||Feb 27, 2018|
500 downloads per month
Used in 4 crates
The Low Level Hardware Description language is an intermediate representation for digital circuit descriptions, together with an accompanying simulator and SystemVerilog/VHDL compiler.
LLHD separates input languages from EDA tools such as simulators, synthesizers, and placers/routers. This makes writing such tools easier, allows for more rich and complex HDLs, and does not require vendors to agree upon the implementation of a language.
LLHD is being developed as part of CIRCT, a larger community effort to establish an open hardware design stack.
The scientific paper on LLHD is available on arXiv:
- F. Schuiki, A. Kurth, T. Grosser, L. Benini (2020). "LLHD: A Multi-level Intermediate Representation for Hardware Description Languages". arXiv:2004.03494 (PDF, Recording at PLDI'20)
Are you interested in using open-source ideas to re-invent the hardware design software stack? Do you see LLHD as step one of a bigger picture and dream about extending it with formal verification, hardware synthesis, etc.? We are continuously looking for future PhD students and postdocs who are excited to work in this direction. For more details check out http://grosser.science or just write an informal email to firstname.lastname@example.org for us to discuss potential next steps.